|
Using Simulation Technology |
|
General Systems Development |
|
LEAKAGES DETECTOR FOR POWER PLANT WATER CHANNELS |
|
q Fear of cannel wall or ground breakages. |
|
q Synchronized periodic wáter level measurements. |
|
q Detector based on digital signal processing and statistical estimation algorithms. |
|
q Modeling and simulation techniques avoid costly field work |
|
Water level signals |
|
Water level measurement station |
|
Ultrasound water level measurement |
|
ACTIVE NOISE CANCELLATION (ANC) RESEARCH |
|
q For power utility transformers. |
|
q Noise attenuation at distant (140m) house area. |
|
q Digital Signal Processing (DSP) technology. |
|
q Modeling and simulation technology reduces field work. |
|
Before cancellation |
|
After cancellation |
|
Power transformer |
|
Accelerometer reference |
|
DIGITAL TELEVISION ABSTRACT MODEL |
|
q Developed within a course on real-time and concurrency. |
|
q A new digital TV had to be designed by the customer team. |
|
q A working analog TV chassis had to be used jointly with a digital board. |
|
q Abstract model of the whole system was constructed. |
|
q Parallelism, synchronous communications, semaphores and monitors were included in the Model. |
|
q Global synchronization and other aspects where checked running the model in simulation. |
|
q Model construcción was used as an example for the course. |
|
Global view in simulation tool |
|
First refinement view in simulation tool |
|
TELECOM LAYER MODELING AND SIMULATION |
|
q For a wáter reservoir network telecontrol system. Valve telecontrol and wáter level monitoring. |
|
q Improvement of the existing system behavior and reliability, had to be improved. |
|
q Remote reservoir telecontrol units are inaccesible most of the year. |
|
q Both telecommunication and telecontrol functions are implemented in programable logic controlers (PLC’s). |
|
q Modeling and simulation allowed testing and evaluation of PLC’s telecommunication programs before remote cargarlos deployment. |
|
Simulator |
|
Global system architecture |
|
ABSTRACT MODEL OF TOMASULO DYNAMIC SCHEDULER |
|
q Would be totally mapped to hardware. |
|
q Problems addressed in the abstract stage of development. |
|
q Modeling reveals problems: mutual exclusión, synchronizations, etc. |
|
q An in-chip dynamic scheduler of processor machine instructions. |
